# NI SC Express

NI PXIe-4322 User Manual



## Worldwide Technical Support and Product Information $\ensuremath{\mathtt{ni.com}}$

#### Worldwide Offices

 $\label{to:com/niglobal} Visit \ \mbox{ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.}$ 

#### National Instruments Corporate Headquarters

11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100

For further support information, refer to the *Technical Support and Professional Services* appendix. To comment on National Instruments documentation, refer to the National Instruments Web site at ni.com/info and enter the Info Code feedback.

© 2013 National Instruments. All rights reserved.

## Important Information

#### Warranty

The NI PXIe-4322 is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

#### Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

National Instruments respects the intellectual property of others, and we ask our users to do the same. NI software is protected by copyright and other intellectual property laws. Where NI software may be used to reproduce software or other materials belonging to others, you may use NI software only to reproduce materials that you may reproduce in accordance with the terms of any applicable license or other legal restriction.

#### End-User License Agreements and Third-Party Legal Notices

You can find end-user license agreements (EULAs) and third-party legal notices in the following locations:

- Notices are located in the <National Instruments>\\_Legal Information and <National Instruments> directories.
- EULAs are located in the <National Instruments>\Shared\MDF\Legal\license directory.
- Review <National Instruments>\\_Legal Information.txt for more information on including legal information in installers built with NI products.

#### **Trademarks**

Refer to the NI Trademarks and Logo Guidelines at ni.com/trademarks for more information on National Instruments trademarks

ARM, Keil, and µVision are trademarks or registered of ARM Ltd or its subsidiaries.

LEGO, the LEGO logo, WEDO, and MINDSTORMS are trademarks of the LEGO Group. ©2013 The LEGO Group. TETRIX by Pitsco is a trademark of Pitsco, Inc. ©2013

FIELDBUS FOUNDATION™ and FOUNDATION™ are trademarks of the Fieldbus Foundation.

EtherCAT® is a registered trademark of and licensed by Beckhoff Automation GmbH.

CANopen® is a registered Community Trademark of CAN in Automation e.V.

DeviceNet<sup>™</sup> and EtherNet/IP<sup>™</sup> are trademarks of ODVA.

Go!, SensorDAQ, and Vernier are registered trademarks of Vernier Software & Technology. Vernier Software & Technology and vernier.com are trademarks or trade dress.

Xilinx is the registered trademark of Xilinx, Inc.

Taptite and Trilobular are registered trademarks of Research Engineering & Manufacturing Inc.

FireWire® is the registered trademark of Apple Inc.

Linux® is the registered trademark of Linus Torvalds in the U.S. and other countries.

Handle Graphics<sup>®</sup>, MATLAB<sup>®</sup>, Real-Time Workshop<sup>®</sup>, Simulink<sup>®</sup>, Stateflow<sup>®</sup>, and xPC TargetBox<sup>®</sup> are registered trademarks, and TargetBox<sup>™</sup> and Target Language Compiler<sup>™</sup> are trademarks of The MathWorks, Inc.

Tektronix®, Tek, and Tektronix, Enabling Technology are registered trademarks of Tektronix, Inc.

The Bluetooth® word mark is a registered trademark owned by the Bluetooth SIG, Inc.

The ExpressCard™ word mark and logos are owned by PCMCIA and any use of such marks by National Instruments is under license.

The mark LabWindows is used under a license from Microsoft Corporation. Windows is a registered trademark of Microsoft Corporation in the United States and other countries.

Other product and company names mentioned herein are trademarks or trade names of their respective companies.

Members of the National Instruments Alliance Partner Program are business entities independent from National Instruments and have no agency, partnership, or joint-venture relationship with National Instruments.

#### **Patents**

For patents covering National Instruments products/technology, refer to the appropriate location: **Help»Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents.

#### **Export Compliance Information**

Refer to the Export Compliance Information at ni.com/legal/export-compliance for the National Instruments global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data.

#### WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS

(1) NATIONAL INSTRUMENTS PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS WHOSE FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

(2) IN ANY APPLICATION. INCLUDING THE ABOVE. RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER HARDWARE MALFUNCTIONS, COMPUTER OPERATING SYSTEM SOFTWARE FITNESS. FITNESS OF COMPILERS AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/OR SOFTWARE), UNANTICIPÁTED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATIONS DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED "SYSTEM FAILURES"). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF BODILY INJURY AND DEATH) SHOULD NOT BE RELIANT SOLELY UPON ONE FORM OF ELECTRONIC SYSTEM DUE TO THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM FAILURES, INCLUDING BUT NOT LIMITED TO BACK-UP OR SHUT DOWN MECHANISMS. BECAUSE EACH END-USER SYSTEM IS CUSTOMIZED AND DIFFERS FROM NATIONAL INSTRUMENTS' TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS PRODUCTS IN COMBINATION WITH OTHER PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION, INCLUDING, WITHOUT LIMITATION, THE APPROPRIATE DESIGN, PROCESS AND SAFETY LEVEL OF SUCH SYSTEM OR APPLICATION.

## Contents

Chapter 1	
Getting Started	
•	
Installation	
Module Specifications	
Module Accessories and Cables	1-1
Chapter 2	
•	
Using the NI PXIe-4322	
Connecting Signals	
Increasing Output Voltage Range in Voltage Output Mode	
Increasing Output Current Range in Current Output Mode	
Device Pinout	
I/O Connector Signal Description	
NI PXIe-4322 Block Diagram	
Analog Output Data Generation Methods	
Software-Timed Generations	
Hardware-Timed Generations	
Analog Output Timing Signals	
AO Sample Clock Signal	
Using an Internal Source	
Using an External Source	
Routing AO Sample Clock Signal to an Output Terminal	
Other Timing Requirements	
AO Sample Clock Timebase Signal	
Getting Started with AO Applications in Software	
External Reference Clock	
10 MHz Reference Clock	
Synchronizing Multiple Devices	
Triggering	
Digital Input Triggering	
TB-4322 Accessory	
Accessory Auto-Detection	
Isolation	2-14
Ob a set a se	
Chapter 3	
NI SC Express Considerations	
PXI and NI SC Express Clock and Trigger Signals	3-1
PXIe_CLK100	
PXIe_SYNC100	3-1
PXI_CLK10	3-1
PXI Triggers	3-1
PXI_STAR Trigger	3-2

#### Contents

PXI STA	AR Filters	3-2
PXIe DS	STAR <ac></ac>	3-2
	Methods	
Appendix	ά A	
Technica	I Support and Professional Services	
list of Fig	NUMB C	
List of Fig		
Figure 2-1.	Connecting a Load to a Channel Diagram	2-1
Figure 2-2.	Output Circuit Grounding	2-1
Figure 2-3.	Output Circuitry of One Channel Diagram	2-2
Figure 2-4.	Cascaded Voltage Output Channels Diagram	2-3
Figure 2-5.	Cascade Current Output Channels Diagram	2-4
Figure 2-6.	NI PXIe-4322 Block Diagram	2-7
Figure 2-7.	Analog Output Timing Options	
Figure 2-8.	AO Sample Clock and AO Start Trigger	
Figure 2-9.	External Clock Reference	
List of Ta	bles	
Table 2-1.	Front Signal Pin Assignments	2-5
Table 2-1.	I/O Connector Signal Descriptions	
	* *	
Table 2-3.	Clock Signal Sourcing	2-12
Table 3-1.	PXIe_DSTAR Line Descriptions	3-2

## Compliance

### **Electromagnetic Compatibility Guidelines**

This product was tested and complies with the regulatory requirements and limits for electromagnetic compatibility (EMC) stated in the product specifications. These requirements and limits provide reasonable protection against harmful interference when the product is operated in the intended operational electromagnetic environment.

This product is intended for use in industrial locations. However, harmful interference may occur in some installations, when the product is connected to a peripheral device or test object, or if the product is used in residential or commercial areas. To minimize interference with radio and television reception and prevent unacceptable performance degradation, install and use this product in strict accordance with the instructions in the product documentation.

Furthermore, any modifications to the product not expressly approved by National Instruments could void your authority to operate it under your local regulatory rules.



**Caution** To ensure the specified EMC performance, operate this product only with shielded, twisted-pair cables and shielded accessories.



**Caution** To ensure the specified EMC performance, the length of all I/O cables must be no longer than 30 m (100 ft).

## **Getting Started**

The NI PXIe-4322 provides eight, simultaneously updated, analog output channels, each with channel-to-channel and channel-to-earth isolation. Each channel has a 16-bit digital-to-analog converter (DAC) and can be configured as voltage output mode or current output mode. The voltage mode has  $\pm 16$  V output range and the current mode has  $\pm 20$  mA output range.

#### Installation

Refer to the NI PXIe-4322 and TB-4322 Installation Guide and Terminal Block Specifications for step-by-step software and hardware installation instructions.

### Module Specifications

Refer to the NI PXIe-4322 Specifications document for module specifications.

#### Module Accessories and Cables

Refer to the NI PXIe-4322 and TB-4322 Installation Guide and Terminal Block Specifications document for information about supported accessories and cables.



When hazardous voltages ( $>30 V_{rms}/42.4 V_{pk}/60 VDC$ ) are present on any terminal, safety low-voltage (≤30 V<sub>rms</sub>/42.4 V<sub>pk</sub>/60 VDC) cannot be connected to any other terminal.



**Caution** Do *not* supply hazardous voltages ( $>30 \text{ V}_{rms}/42.4 \text{ V}_{pk}/60 \text{ VDC}$ ) to the terminal block without the terminal block being connected to the NI PXIe-4322.

## Using the NI PXIe-4322

This chapter describes how to make connections to the NI PXIe-4322 module. It also provides the front signal pin assignments of the module.

### **Connecting Signals**



**Note** Refer to the *NI PXIe-4322 and TB-4322 Installation Guide and Terminal Block Specifications* document for details about signal terminal locations.


You can connect a load to each channel of the NI PXIe-4322. Connect the positive lead of the load to the AO+ terminal. Connect the ground of the load to the corresponding AO- terminal as shown in Figure 2-1.

Figure 2-1. Connecting a Load to a Channel Diagram




The analog output channels are floating with respect to earth ground and each other. If you make a ground-referenced connection between the signal source and the NI PXIe-4322 output, make sure the voltage on the AO+ and AO- connections are in the safety voltage range to ensure the proper operation. Refer to the *NI PXIe-4322 Specifications* for more information about Safety Voltage.

Figure 2-2. Output Circuit Grounding



Each channel has a DAC that produces a voltage or current signal. Each channel provides an independent signal path, enabling you to update all eight channels simultaneously. Each channel also has overvoltage and short-circuit protection. Refer to the NI PXIe-4322 Specifications for more information about the overvoltage and short-circuit protection. The output circuitry for one channel of the NI PXIe-4322 is shown in Figure 2-3.

Figure 2-3. Output Circuitry of One Channel Diagram



#### Increasing Output Voltage Range in Voltage Output Mode

Each channel of the NI PXIe-4322 has a nominal output voltage range of ±16 V and can drive up to  $\pm 20$  mA of current. If you want to increase the nominal output voltage range, you can cascade up to eight output channels, as shown in Figure 2-4, for a maximum of ±128 V nominal.



**Caution** Cascading more than eight output channels of multiple NI PXIe-4322 modules violates overvoltage protection ratings.



**Note** The NI PXIe-4322 outputs can source and sink current; therefore, it is not possible to increase the current drive by connecting voltage output channels in parallel, as shown in the lower portion of Figure 2-4 and is indicated by being crossed out.




Figure 2-4. Cascaded Voltage Output Channels Diagram


## Increasing Output Current Range in Current Output Mode

Each channel of the NI PXIe-4322 has a nominal output current range of  $\pm 20$  mA within its nominal compliance voltage of  $\pm 16$  V. If you want to increase the nominal output current range, you can connect up to eight current mode output channels in parallel, as shown in Figure 2-5, for a maximum of  $\pm 160$  mA nominal.



**Note** The NI PXIe-4322 output channels cannot be connected in series when they are in current mode, as shown in the lower portion of Figure 2-5 and is indicated by being crossed out.

Figure 2-5. Cascade Current Output Channels Diagram



#### **Device Pinout**

This is the pinout represented on the front connector of the NI PXIe-4322. Refer to the I/O Connector Signal Description section for definitions of each signal. Refer to the terminal block installation guide for signal locations on the terminal block.

Table 2-1. Front Signal Pin Assignments

Front C	onne	ector	Diagra	am	Pin Number	Column A	Column B	Column C	Channel
					32	_	AO 0+	AOS 0+	0
		olum			31	_	AO 0-	AOS 0-	
	A	В	С		30	_	_	_	
32	0	0	0		29	_	AO 1+	AOS 1+	1
31	0	0	0		28	_	AO 1-	AOS 1-	
30	0	0	0		27	_	_	_	
29	0	0	0		26	_	AO 2+	AOS 2+	2
28 27	0	0	0		25	_	AO 2-	AOS 2-	
26	0	0	0		24	_	_	_	
25	0	0	0		23	_	AO 3+	AOS 3+	3
24	0	0	0		22	_	AO 3-	AOS 3-	
23	0	0	0		21	_	_	_	
22	0	0	0		20	_	AO 4+	AOS 4+	4
21	0	0	0		19		AO 4-	AOS 4-	7
20	0	0	0		18			— A05 4-	
19	0	0	0		17	_			5
18	0	0	0			_	AO 5+	AOS 5+	3
17	0	0	0		16	_	AO 5-	AOS 5-	
16	0	0	0		15	_	_	_	
15	0	0	0		14	_	AO 6+	AOS 6+	6
14	0	0	0		13	_	AO 6-	AOS 6-	
13	0	0	0		12	_	_	_	
12	0	0	0		11	_	AO 7+	AOS 7+	7
11 10	0	0	0		10	_	AO 7-	AOS 7-	
9	0	0	0		9	_	_	_	
8	0	0	0		8	_	_	_	No
7	0	0	0		7	_	_	_	Channel
6	0	0	0		6	_	_	_	
5	0	0	0		5	_	_	_	
4	0	0	0		4	_	_	_	
3	0	0	0		3	_	_	_	
2	0	0	0		2	RSVD	RSVD	RSVD	
1	0	0	0		1	RSVD	RSVD	RSVD	
						— is no com	nection, RSVD is	reserved	<u> </u>

### I/O Connector Signal Description

Table 2-2 describes the signals found on the I/O connectors.

Table 2-2. I/O Connector Signal Descriptions

Signal Names	NI-DAQmx Signal Name	Description
AO <07>+, AO <07>-	AO <07>	Analog Output Channels 0 to 7. AO+ is the positive output terminal and AO- is the negative output terminal.
AOS <07>+, AOS <07>-		The sense lines of analog output channel 0 to 7.  AOS+ is the positive sense line and AOS- is the negative sense line.
RSVD	_	These pins are reserved for communication with the accessory.

Notes: AOS $\pm$  is connected to AO $\pm$  at the terminal block user connector.

When using a custom terminal block, connect AOS± to AO± at the terminal block.

### NI PXIe-4322 Block Diagram

Figure 2-6 shows the block diagram of the NI PXIe-4322 module.

300 V<sub>rms</sub> Isolation AO0+ solator AOS0+ Analog Output **PXIe** PXIe Bus AOS0-Circuit 0 Bus Interface AO0-300 V<sub>rms</sub> Isolation AO6+ Isolator AOS6+ Analog Output AOS6-Circuit 6 AO6-300 V<sub>rms</sub> Isolation

Isolator

Figure 2-6. NI PXIe-4322 Block Diagram

## **Analog Output Data Generation Methods**

When performing an analog output operation, you can perform software-timed or hardware-timed generations.

#### Software-Timed Generations

Analog Output

Circuit 7

300 V<sub>rms</sub> Isolation

AO7+

AOS7+

AOS7-

AO7-

With a software-timed generation, software controls the rate at which data is generated. Software sends a separate command to the hardware to initiate each DAC conversion. In NI-DAQmx, software-timed generations are referred to as on-demand timing. Software-timed generations are also referred to as immediate or static operations. They are typically used for writing a single value out, such as a constant DC voltage.

#### Hardware-Timed Generations

With a hardware-timed generation, a digital hardware signal controls the rate of the generation. This signal can be generated internally on your device or provided externally.

Hardware-timed generations have several advantages over software-timed generations:

- The time between samples can be much shorter.
- The timing between samples can be deterministic.
- Hardware-timed acquisitions can use hardware triggering.

Hardware-timed operations can be buffered or hardware-timed single point (HWTSP). A buffer is a temporary storage in computer memory for to-be-transferred samples.

- Hardware-timed single point (HWTSP)—Typically, HWTSP operations are used to write single samples at known time intervals. While buffered operations are optimized for high throughput, HWTSP operations are optimized for low latency and low jitter. In addition, HWTSP can notify software if it falls behind hardware. These features make HWTSP ideal for real-time control applications. HWTSP operations, in conjunction with the wait for next sample clock function, provide tight synchronization between the software layer and the hardware layer. Refer to the NI Developer Zone document, NI-DAOmx Hardware-Timed Single Point Lateness Checking, for more information. To access this document, go to ni.com/info and enter the Info Code daghwtsp.
- Buffered—In a buffered generation, data is moved from a PC buffer to the onboard FIFO of the DAQ device using DMA before it is written to the DACs one sample at a time. Buffered generation typically allows for much faster transfer rates than non-buffered acquisitions because data is moved in large blocks, rather than one point at a time. One property of buffered I/O operations is the sample mode. The sample mode can be either finite or continuous:
  - Finite sample mode generation refers to the generation of a specific, predetermined number of data samples. Once the specified number of samples has been written out, the generation stops.
  - Continuous generation refers to the generation of an unspecified number of samples. Instead of generating a set number of data samples and stopping, a continuous generation continues until you stop the operation. There are several different methods of continuous generation that control what data is written. These methods are regeneration, FIFO regeneration and non-regeneration modes:
    - Regeneration is the repetition of the data that is already in the buffer. Standard regeneration is when data from the PC buffer is continually downloaded to the FIFO to be written out. New data can be written to the PC buffer at any time without disrupting the output. Use the NI-DAQmx write property RegenMode to allow (or not allow) regeneration. The NI-DAOmx default is to allow regeneration.

- With FIFO regeneration, the entire buffer is downloaded to the FIFO and regenerated from there. Once the data is downloaded, new data cannot be written to the FIFO. To use FIFO regeneration, the entire buffer must fit within the FIFO size. The advantage of using FIFO regeneration is that it does not require communication with the main host memory once the operation is started, thereby preventing any problems that may occur due to excessive bus traffic. Use the NI-DAQmx AO channel property, UseOnlyOnBoardMemory to enable or disable FIFO regeneration.
- With non-regeneration, old data is not repeated. New data must be continually
  written to the buffer. If the program does not write new data to the buffer at a fast
  enough rate to keep up with the generation, the buffer underflows and causes an
  error.

### **Analog Output Timing Signals**

Figure 2-7 summarizes all of the timing options provided by the analog output timing engine.




Figure 2-7. Analog Output Timing Options

The NI PXIe-4322 features the following analog output (waveform generation) timing signals:

- AO Sample Clock Signal (digital filtering supported)
- AO Sample Clock Timebase Signal (digital filtering not supported)

#### AO Sample Clock Signal

Use the AO Sample Clock (ao/SampleClock) signal to initiate AO samples. Each sample updates the outputs of all of the DACs. You can specify an internal or external source for AO Sample Clock. You also can specify whether the DAC update begins on the rising edge or falling edge of AO Sample Clock.

#### Using an Internal Source

The AO Sample Clock Timebase (divided down) internal signal can drive AO Sample Clock.

A programmable internal counter divides down the AO Sample Clock Timebase signal.

Several other internal signals can be routed to AO Sample Clock through internal routes. Refer to *Device Routing in MAX* in the *NI-DAQmx Help* or the *LabVIEW Help* for more information.

#### Using an External Source

Use one of the following external signals as the source of AO Sample Clock:

- PXI Trig <0..7>
- PXI STAR
- PXIe-DSTAR<A,B>

#### Routing AO Sample Clock Signal to an Output Terminal

You can route AO Sample Clock (as an active low signal) out to any PXI\_Trig <0..7>, or PXIe-DSTARC terminal.

#### Other Timing Requirements

The AO timing engine on your device internally generates AO Sample Clock unless you select some external source. AO Start Trigger starts the timing engine and either the software or hardware can stop it once a finite generation completes. When using the AO timing engine, you also can specify a configurable delay from AO Start Trigger to the first AO Sample Clock pulse. By default, this delay is two ticks of AO Sample Clock Timebase.

Figure 2-8 shows the relationship of AO Sample Clock to AO Start Trigger.

AO Sample Clock Timebase

AO Start Trigger

AO Sample Clock

Delay
From
Start
Trigger

Figure 2-8. AO Sample Clock and AO Start Trigger

### AO Sample Clock Timebase Signal

The AO Sample Clock Timebase (ao/SampleClockTimebase) signal is divided down to provide a source for AO Sample Clock.

You can route any of the following signals to be the AO Sample Clock Timebase signal:

• 100 MHz Timebase (default)

- 20 MHz Timebase
- 100 kHz Timebase
- PXI CLK10
- PXI Trig < 0..7>
- PXI STAR
- PXIe-DSTAR<A,B>

AO Sample Clock Timebase is not available as an output on the I/O connector.

You might use AO Sample Clock Timebase if you want to use an external sample clock signal, but need to divide the signal down. If you want to use an external sample clock signal, but do not need to divide the signal, then you should use AO Sample Clock rather than AO Sample Clock Timebase.

### Getting Started with AO Applications in Software

You can use the NI PXIe-4322 modules in the following analog output applications:

- Single-point (on-demand) generation
- Finite generation
- Continuous generation
- Waveform generation

You can perform these generations through programmed I/O or DMA data transfer mechanisms. Some of the applications also use start triggers and pause triggers.



**Note** For more information about programming analog output applications and triggers in software, refer to the NI-DAQmx Help in NI-DAQmx 9.7 or later, or the LabVIEW Help in LabVIEW 2009 or later.

NI PXIe-4322 modules use the NI-DAQmx driver. NI-DAQmx includes a collection of programming examples to help you get started developing an application. You can modify example code and save it in an application. You can use examples to develop a new application or add example code to an existing application.

To locate LabVIEW, LabWindows™/CVI™, Measurement Studio, Visual Basic, and ANSI C examples, refer to the KnowledgeBase document, Where Can I Find NI-DAOmx Examples?, by going to ni.com/info and entering the Info Code dagmxexp.

For additional examples, refer to zone.ni.com.


#### External Reference Clock

An external reference clock can be used as a source for the internal timebase on the NI PXIe-4322. This clock can be sourced using the signals shown in Table 2-3. Since the clock is the input of a PLL, it must be 5 MHz, 10 MHz, 20 MHz, or 100 MHz. A PLL locks to the signal and produces a 100 MHz output, which is then divided down to produce the three timebases of 100 MHz, 20 MHz and 100 kHz. These timebases can then be used to generate sample clocks on the device. This circuit also enables the output of a 10 MHz RefClk that can be routed to PXI\_Trig <0..7> and used by another device as its own External Reference Clock as shown in Figure 2-9.

Signal	Description
PXI_Trig<07>	Bi-Directional bus connecting each board in the chassis.
PXIe_Clk100	100 MHz clock routed to all slots in the chassis.
PXI_STAR	Point-to-point route from the System Timing Slot to all other slots.
PXIe_DSTAR <a, b=""></a,>	Point-to-point differential routes from the System Timing Slot to all other slots.

Table 2-3. Clock Signal Sourcing

Figure 2-9. External Clock Reference





**Caution** Do not disconnect an external reference clock once the modules have been synchronized or are used by a task. Doing so may cause NI-DAQmx to return an error. Make sure that all tasks using a reference clock are stopped before disconnecting it.

#### 10 MHz Reference Clock

The 10 MHz reference clock can be used to synchronize other devices to the NI PXIe-4322 module. The 10 MHz reference clock can be routed to the PXI\_Trig <0..7> terminals. Other devices connected to the PXI Trig bus can use this signal as a clock input.

The 10 MHz reference clock is generated by dividing down the onboard oscillator.

#### Synchronizing Multiple Devices

On PXI Express systems, you can synchronize devices to PXIe CLK100. In this application the PXI Express chassis acts as the initiator. Each PXI Express module uses PXIe CLK100 as its reference clock. Adding channels from multiple modules to the same NI-DAOmx task will perform synchronization automatically.

Another option in PXI Express systems is to use PXI STAR. The Star Trigger controller device acts as the initiator and drives PXI STAR with a clock signal. Each target module uses PXI STAR as its external reference clock.

Sharing a trigger between multiple devices using PXI trigger lines introduces skew in the trigger signal, due to the propagation delay of the signal. The NI PXIe-4322 can compensate for that skew by locking the trigger to a clock (PXIe SYNC100) that is derived from the reference clock (PXIe CLK100). When you lock triggers to a clock, the device responds to those triggers on a subsequent edge of that clock, rather than immediately. Therefore, skew correction results in increased latency.

When you add multiple NI PXIe-4322 modules to the same NI-DAQmx task, NI-DAQmx automatically enables trigger skew correction. To enable trigger skew correction for applications that use multiple NI-DAQmx tasks, specify which device is the master and which devices are the slaves using the SyncType DAQmx Trigger property.

#### Triagerina

The following sections provide details about analog and digital triggering of the NI PXIe-4322 module.

#### **Digital Input Triggering**

You can configure the NI PXIe-4322 device to start or pause an acquisition in response to a digital trigger signal from either PXIe DSTAR <A, B>, PXI Trig<0..7>, or PXI STAR. The trigger circuit can respond to a rising, falling, or level sensitive signal, in one of the following three modes:

- **Start**—Begins an acquisition when trigger is met.
- **Reference**—A certain number of pre-trigger and post-trigger samples are specified around the trigger.
- **Pause**—Acquisition is put on hold when trigger is met (level sensitive only).

In addition, the trigger circuit provides a programmable filter to help with noisy trigger signals. The filter checks that the trigger condition is met for different time intervals before triggering. The filter can select from 90 ns, 5.12 µs, 2.56 ms, or a custom defined time interval. For information about configuring digital filters, refer to the NI-DAQmx Help.

#### TB-4322 Accessory

The TB-4322 terminal block provides screw terminals for access to the module. The TB-4322 is strictly a feedthrough terminal block.

#### Accessory Auto-Detection

NI SC Express modules automatically detect compatible accessories or terminal blocks. The RSVD pins on the I/O connector provide power to the accessories as well as digital communication lines. This allows software to detect when accessories are inserted or removed. In addition, software can automatically identify the specific terminal block as well as access any scaling information associated with the terminal block.

MAX allows you to see what accessories are currently connected to your module. In MAX, expand Devices and Interfaces and locate your module. If a terminal block is connected to your module, it will be displayed beneath the module. Unsupported terminal blocks appear in MAX with an X next to them.

NI-DAQmx property nodes can be used to programmatically access information about connected accessories in your application. Refer to the NI-DAOmx Help for documentation about programmatically accessing accessory status. Select Start»All Programs»National Instruments»NI-DAO»NI-DAOmx Help.

#### Accessory Power

The NI PXIe-4322 provides auxiliary power for accessories connected to the module and has protection in the event of a fault condition. If a fault occurs in the form of an over-power condition, the power supply latches off until it is reset. To reset after a fault condition perform a Device Reset in MAX or programmatically in your ADE.

#### Isolation



**Caution** Refer to the *Read Me First: Safety and Electromagnetic Compatibility*, included with your module, for more safety information.

The NI PXIe-4322 provides 300 V channel-to-channel basic isolation as well as 300 V channel-to-earth reinforced isolation. This rating is intended for measurements within Measurement Category II. These isolation levels are verified with a five-second dielectric withstand test. Refer to the NI PXIe-4322 Specifications for details.

Measurement Category II is for measurements performed on circuits directly connected to the electrical distribution system. This category refers to local-level electrical distribution, such as that provided by a standard wall outlet, for example, 115 V for U.S. or 230 V for Europe.

Do not connect the NI PXIe-4322 module to signals or use for measurements within Measurement Categories III or IV.

## NI SC Express Considerations

PXI clock and trigger signals are only available on PXI Express devices.

## PXI and NI SC Express Clock and Trigger Signals

#### PXIe CLK100

PXIe CLK100 is a common low-skew 100 MHz reference clock for synchronization of multiple modules in a PXI Express measurement or control system. The PXIe backplane is responsible for generating PXIe CLK100 independently to each peripheral slot in a PXI Express chassis. For more information, refer to the PXI Express Specification at www.pxisa.org.

#### PXIe SYNC100

PXIe SYNC100 is a common, low-skew 10 MHz reference clock with a 10% duty cycle for synchronization of multiple modules in a PXI Express measurement or control system. The PXI Express backplane is responsible for generating PXIe SYNC100 independently to each peripheral slot in a PXI Express chassis. For more information, refer to the PXI Express Specification at www.pxisa.org.

#### PXI\_CLK10

PXI CLK10 is a common low-skew 10 MHz reference clock for synchronization of multiple modules in a PXI measurement or control system. The PXI backplane is responsible for generating PXI CLK10 independently to each peripheral slot in a PXI chassis.



Note PXI CLK10 cannot be used as a reference clock for SC Express modules.

### **PXI** Triggers

A PXI chassis provides eight bused trigger lines to each module in a system. Triggers may be passed from one module to another, allowing precisely timed responses to asynchronous external events that are being monitored or controlled. Triggers can be used to synchronize the operation of several different PXI peripheral modules.

On SC Express modules, the eight PXI trigger signals are synonymous with PXI Trig <0..7>.

Note that in a PXI chassis with more than eight slots, the PXI trigger lines may be divided into multiple independent buses. Refer to the documentation for your chassis for details.

#### PXI STAR Trigger

In a PXI Express system, the Star Trigger bus implements a dedicated trigger line between the system timing slot and the other peripheral slots. The Star Trigger can be used to synchronize multiple devices or to share a common trigger signal among devices.

A Star Trigger controller can be installed in this system timing slot to provide trigger signals to other peripheral modules. Systems that do not require this functionality can install any standard peripheral module in this system timing slot.

An SC Express module receives the Star Trigger signal (PXI STAR) from a Star Trigger controller. PXI STAR can be used as an external source for many AI, AO, and counter signals.

An SC Express module is not a Star Trigger controller. An SC Express module can be used in the system timing slot of a PXI system, but the system will not be able to use the Star Trigger feature

#### **PXI STAR Filters**

You can enable a programmable debouncing filter on each PXI Trig, PXIe DSTAR, or PXI STAR signal.

#### PXIe DSTAR < A.. C>

PXI Express devices can provide high-quality and high-frequency point-to-point connections between each slot and a system timing slot. These connections come in the form of three low-voltage differential star triggers that create point-to-point, high-frequency connections between a PXI Express system timing module and a peripheral device. Using multiple connections enable you to create more applications because of the increased routing capabilities.

Table 3-1 describes the three differential star (DSTAR) lines and how they are used.

Trigger Line	Purpose
PXIe_DSTARA	Distributes high-speed, high-quality clock signals from the system timing slot to the peripherals (input).
PXIe_DSTARB	Distributes high-speed, high-quality trigger signals from the system timing slot to the peripherals (input).
PXIe_DSTARC	Sends high-speed, high-quality trigger or clock signals from the peripherals to the system timing slot (output).

Table 3-1. PXIe\_DSTAR Line Descriptions

The DSTAR lines are only available for PXI Express devices when used with a PXI Express system timing module. For more information, refer to the PXI Express Specification at www.pxisa.org.

#### **Data Transfer Methods**

The primary ways to transfer data across the PCI Express bus are as follows:

- Direct Memory Access (DMA)—DMA is a method to transfer data between the device and computer memory without the involvement of the CPU. This method makes DMA the fastest available data transfer method. NI uses DMA hardware and software technology to achieve high throughput rates and increase system utilization. DMA is the default method of data transfer for PCI Express and PXI Express devices.
- **Programmed I/O**—Programmed I/O is a data transfer mechanism where the user's program is responsible for transferring data. Each read or write call in the program initiates the transfer of data. Programmed I/O is typically used in software-timed (on-demand) operations.



## Technical Support and **Professional Services**

Log in to your National Instruments ni.com User Profile to get personalized access to your services. Visit the following sections of ni. com for technical support and professional services:

- **Support**—Technical support at ni.com/support includes the following resources:
  - **Self-Help Technical Resources**—For answers and solutions, visit ni.com/ support for software drivers and updates, a searchable KnowledgeBase, product manuals, step-by-step troubleshooting wizards, thousands of example programs, tutorials, application notes, instrument drivers, and so on. Registered users also receive access to the NI Discussion Forums at ni.com/forums. NI Applications Engineers make sure every question submitted online receives an answer.
  - Standard Service Program Membership—This program entitles members to direct access to NI Applications Engineers via phone and email for one-to-one technical support, as well as exclusive access to self-paced online training modules at ni.com/ self-paced-training. All customers automatically receive a one-year membership in the Standard Service Program (SSP) with the purchase of most software products and bundles including NI Developer Suite. NI also offers flexible extended contract options that guarantee your SSP benefits are available without interruption for as long as you need them. Visit ni.com/ssp for more information.
  - For information about other technical support options in your area, visit ni.com/ services, or contact your local office at ni.com/contact.
- **Training and Certification**—Visit ni.com/training for training and certification program information. You can also register for instructor-led, hands-on courses at locations around the world
- **System Integration**—If you have time constraints, limited in-house technical resources, or other project challenges, National Instruments Alliance Partner members can help. To learn more, call your local NI office or visit ni.com/alliance.
- **Declaration of Conformity (DoC)**—A DoC is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification.
- Calibration Certificate—If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

#### Appendix A Technical Support and Professional Services

You also can visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.